Area-delay efficient parallel architecture for Fermat number transform

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Area-delay efficient arithmetic Mixed-Radix Conversion for Fermat moduli

Mixed Radix Conversion is an essential feature of error detection and correction in Redundant Residue Number Systems. Fermat numbers are a popular choice as moduli in these systems. However, Fermat numbers are typically implemented using Diminished–1 arithmetic which necessitates special consideration of zero in arithmetic operations. Furthermore, the sequential nature of Mixed Radix Conversion...

متن کامل

Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT)

The power consumption, Delay and Area of this new novel 4-2 Compressor Architecture is compared with Existing architecture. In the proposed architecture the outputs are efficiently used to improve Low power, high speed, performance, less and delay. FNT is exact with no round off errors and Truncation errors. The Binary Arithmetic in FNT performs the Exact Computation. To perform the cyclic conv...

متن کامل

Design of Low Power, High Speed Parallel Architecture of Cyclic Convolution Based on Fermat Number Transform (FNT)

Low power, High speed parallel architecture of cyclic convolution (FNT) in diminished-1 number system. For Designing of Low Power we are being using the Novel Architecture Technique of XOR-XNOR Mux style 4-2 Compressor. The power consumption, Delay and Area of this new novel 4-2 Compressor Architecture is compared with Existing architecture. In the proposed architecture the outputs are efficien...

متن کامل

Area-Delay Efficient FFT Architecture using Parallel Processing and New Memory Sharing Technique

In this paper we present a novel architecture for FFT implementation on FPGA. The proposed architecture based on radix-4 algorithm presents the advantage of a higher throughput and low area-delay product. In fact, the novelty consists on using a memory sharing and dividing technique along with parallel-in parallel-out Processing Elements (PE). The proposed architecture can perform N-point FFT u...

متن کامل

Linear Predictive Speech Coding Using Fermat Number Transform

This paper is about the reduction of the computational complexity of a speech codec. A Linear Predictive Coding procedure is developed to allow its implementation with Number Theoretic Transforms. The use of Fermat Number Transform can reduce, in a significant way, the cost of Linear Predictive algorithm implantation on Digital Signal Processor.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEICE Electronics Express

سال: 2009

ISSN: 1349-2543

DOI: 10.1587/elex.6.449